Taking Advantage of Advances in FPGA Floating-Point IP Cores
ثبت نشده
چکیده
Recently available FPGA design tools and IP provide a substantial reduction in computational resources, as well as greatly easing the implementation effort in a floating-point datapath. Moreover, unlike digital signal processors, an FPGA can support a DSP datapath with mixed floatingand fixed-point operations, and achieve performance in excess of 100 GFLOPS. This is an important advantage, for many high-performance DSP applications only require the dynamic-range floating-point arithmetic in a subset of the total signal processing. The choice of FPGA implementation coupled with floating-point tools and IP allows the designer flexibility in a mix of fixed-point data width, floating-point data precision, and performance levels unattainable by a processor-based architecture.
منابع مشابه
Area-Efficient Evaluation of a Class of Arithmetic Expressions Using Deeply Pipelined Floating-Point Cores
Due to technological advances, it has become possible to implement floating-point cores on FPGAs in an effort to provide hardware acceleration for the myriad applications that require high performance floating-point arithmetic. However, in order to achieve a high clock rate, these floating-point cores must be deeply pipelined. Due to this deep pipelining and the complexity of floating-point ari...
متن کاملArea-Efficient Evaluation of Arithmetic Expressions Using Deeply Pipelined Floating-Point Cores
Due to technological advances, it has become possible to implement floating-point cores on FPGAs in an effort to provide hardware acceleration for the myriad applications that require high performance floating-point arithmetic. However, in order to achieve a high clock rate, these floating-point cores must be deeply pipelined. Due to this deep pipelining and the complexity of floating-point ari...
متن کاملFPGA Paranoia: Testing Numerical Properties of FPGA Floating Point IP-Cores
In the early days of computing, hardware platforms were developed independently and created their own conventions for floating point to suit their underlying hardware architecture, but this meant computer programmers had to understand these conventions when designing their algorithms, and adapt their algorithms when porting to new platforms. As a result, the IEEE-754-1985 standard was created t...
متن کاملAccurate Area, Time and Power Models for FPGA-Based Implementations
This paper presents accurate area, time, power estimation models for implementations using FPGAs from the Xilinx Virtex-2Pro family [1]. These models are designed to facilitate efficient design space exploration in an automated algorithmarchitecture codesign framework. Detailed models for estimating the number of slices, block RAMs and 18x18-bit multipliers for fixed point and floating point IP...
متن کاملA Library of Parameterizable Floating-Point Cores for FPGAs and Their Application to Scientific Computing
Advances in field programmable gate arrays (FPGAs), which are the platform of choice for reconfigurable computing, have made it possible to use FPGAs in increasingly many areas of computing, including complex scientific applications. These applications demand high performance and high-precision, floating-point arithmetic. Until now, most of the research has not focussed on compliance with IEEE ...
متن کامل